SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

OCTOBER 1976 - REVISED MARCH 1988

'160,'161,'LS160A,'LS161A . . . SYNCHRONOUS COUNTERS WITH DIRECT CLEAR '162,'163,'LS162A,'LS163A,'S162,'S163 . . . FULLY SYNCHRONOUS COUNTERS


- Internal Look-Ahead for Fast Counting
- · Carry Output for n-Bit Cascading
- · Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs

| | | TYPICAL | | |
|----------------------|---------------------|-----------|-------------|---|
| | TYPICAL PROPAGATION | MAXIMUM | TYPICAL | |
| TYPE | TIME, CLOCK TO | CLOCK | POWER | |
| | α ουτρυτ | FREQUENCY | DISSIPATION | |
| '160 thru '163 | 14 ns | 32 MHz | 305 mW | |
| 'LS162A thru 'LS163A | 14 ns | 32 MHz | 93 mW | |
| 'S162 and 'S163 | 9 ns | 70 MHz | 475 mW | - |

description


These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The '160,'162,'LS160A,'LS162A, and 'S162 are decade counters and the '161,'163,'LS161A,'LS163A, and 'S163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters, however counting spikes may occur on the (RCO) ripple carry output. A buffered clock input triggers the four flip-flops on the rising edge of the clock input waveform.

SERIES 54', 54LS' 54S' . . . J OR W PACKAGE
SERIES 74' . . . N PACKAGE
SERIES 74LS', 74S' . . . D OR N PACKAGE
(TOP VIEW)



NC-No internal connection

SERIES 54LS', 54S'...FK PACKAGE



NC-No internal connection


These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input of the '160 thru '163 should be avoided when the clock is low if the enable inputs are high at or before the transition. This restriction is not applicable to the 'LS160A thru 'LS163A or 'S162 or 'S163. The clear function for the '160, '161, 'LS160A, and 'LS161A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The clear function for the '162,'163,'LS162A,'LS163A, 'S162, and 'S163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL). Low-to-high transitions at the clear input of the '162 and '163 should be avoided when the clock is low if the enable and load inputs are high at or before the transition.


SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163. SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs of the '160 thru '163 should occur only when the clock input is high. Transitions at the enable P or T inputs of the 'LS160A thru 'LS163A or 'S162 and 'S163 are allowed regardless of the level of the clock input.


'LS160A thru 'LS163A, 'S162 and 'S163 feature a fully independent clock circuit. Changes at control inputs (enable P or T, or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.


logic symbols†






[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.








SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 **SYNCHRONOUS 4-BIT COUNTERS**

logic symbols (continued)†










Pin numbers shown are for D, J, N, and W packages.




SN54160, SN54162, SN74160, SN74162 SYNCHRONOUS 4-BIT COUNTERS

logic diagram (positive logic)

SN54160, SN74160 SYNCHRONOUS DECADE COUNTERS

SN54162, SN74162 synchronous decade counters are similar; however the clear is synchronous as shown for the SN54163, SN74163 binary counters at right.




SN54161, SN54163, SN74161, SN74163 **SYNCHRONOUS 4-BIT COUNTERS**

logic diagram (positive logic)

SN54163, SN74163 SYNCHRONOUS BINARY COUNTERS

SN54161, SN74161 synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54160, SN74160 decade counters at left.




SN54LS160A, SN54LS162A, SN74LS160A, SN74LS162A SYNCHRONOUS 4-BIT COUNTERS

logic diagram (positive logic)

SN54LS160A, SN74LS160A SYNCHRONOUS **DECADE COUNTERS**

SN54LS162A, SN74LS162A synchronous decade counters are similar; however the clear is synchronous as shown for the SN54LS163A, SN74LS163A binary counters at right.






SN54LS161A, SN54LS163A, SN74LS161A, SN74LS163A SYNCHRONOUS 4-BIT COUNTERS

logic diagram (positive logic)

SN54LS163A, SN74LS163A SYNCHRONOUS **BINARY COUNTERS**


SN54LS161A, SN74LS161A synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54LS160A, SN74LS160A decade counters at left.




SN54S162, SN74S162 SYNCHRONOUS 4-BIT COUNTERS

logic diagram (positive logic)

SN54S162, SN74S162 SYNCHRONOUS DECADE COUNTER



logic diagram (positive logic)




'160, '162, 'LS160A, 'LS162A, 'S162 DECADE COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero ('160 and 'LS160A are asynchronous; '162, 'LS162A, and 'S162 are synchronous)
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit




SN54161, SN54163, SN54LS161A, SN54LS163A, SN54S163, SN74161, SN74163, SN74LS161A, SN74LS163A, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

'161, 'LS161A, '163, 'LS163A, 'S163 BINARY COUNTERS

typical clear, preset, count, and inhibit sequences


Illustrated below is the following sequence:


- 1. Clear outputs to zero ('161 and 'LS161A are asynchronous; '163, 'LS163A, and 'S163 are synchronous)
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen fifteen, zero, one, and two
- 4. Inhibit



SN54160 THRU SN54163, SN74160 THRU SN74163 SYNCHRONOUS 4-BIT COUNTERS

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | | | | | | | | | | | | | | 7 V |
|---|------------|--|--|--|--|--|--|--|--|--|--------------|------|------|-------|
| Input voltage | | | | | | | | | | | | | | 5.5 V |
| Interemitter voltage (see Note 2) | | | | | | | | | | | | | | |
| Operating free-air temperature range: SN54' | ' Circuits | | | | | | | | | | -55 ° | 'C t | to 1 | 25°C |
| SN74′ | ' Circuits | | | | | | | | | | . 1 | ງ°c | to | 70°C |
| Storage temperature range | | | | | | | | | | | −65° | °C t | o í | 50°C |

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs P and T.

recommended operating conditions

| | | SN541 | 60, SN5 | 4161 | SN741 | 60, SN | 74161 | |
|---|------------------------|-------|---------|------|-------|--------|-------|------|
| | | SN541 | 62, SN5 | 4163 | SN741 | 62, SN | 74163 | UNIT |
| | | MIN | NOM | MAX | MIN | NOM | MAX | |
| Supply voltage, V _{CC} | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| High-level output current, IOH | | | - | -800 | | | -800 | μΑ |
| Low-level output current, IQL | | | | 16 | | | 16 | mA |
| Clock frequency, f _{clock} | | 0 | | 25 | 0 | | 25 | MHz |
| Width of clock pulse, tw(clock) | | 25 | | | 25 | | | ns |
| Width of clear pulse, tw(clear) | - | 20 | | | 20 | | | ns |
| | Data inputs A, B, C, D | 20 | - | | 20 | | | |
| Setup time + Jess Sieures 1 and 2) | ENP | 20 | | | 20 | ` | |] |
| Setup time, t _{su} (see Figures 1 and 2) | LOAD | 25 | | | 25 | | | ns |
| | CLR † | 20 | | | 20 | | | |
| Hold time at any input, th | | 0 | | | 0 | • | Ť | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | - | 70 | °c |

 $[\]ensuremath{^{\dagger}}$ This applies only for '162 and '163, which have synchronous clear inputs.



SN54160 THRU SN54163, SN74160 THRU SN74163 **SYNCHRONOUS 4-BIT COUNTERS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PAR | AMETER | TEST CONDITIONS† | | 160, SN 162, SN | | 1 | 160, SN 162, SN | | UNIT | |
|------------------|-------------------|-----------------------|---|-----|--------------------|----------|-----|--------------------|------|------|---|
| | | | | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | | |
| VIH | High-level input | voltage | | 2 | | | 2 | | | ٧ | |
| VIL | Low-level input | voltage | | | | 8.0 | | | 8.0 | ٧ | 7 |
| VIK | Input clamp volt | tage | $V_{CC} = MIN$, $I_I = -12 \text{ mA}$ | | - | -1.5 | | | -1.5 | ٧ | 1 |
| V _{OH} | High-level outpu | t voltage | V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -800 μA | 2.4 | 3.4 | | 2.4 | 3.4 | , | ٧ | 1 |
| VOL | Low-level outpu | t voltage | V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA | | 0.2 | 0.4 | | 0.2 | 0.4 | v | |
| 11 | Input current at | maximum input voltage | $V_{CC} = MAX$, $V_I = 5.5 V$ | | | 1 | | | 1 | mΑ |] |
| 1 | High-level | CLK or ENT | VMAY W24W | | | 80 | | | 80 | | 7 |
| IН | input current | Other inputs | $V_{CC} = MAX, V_I = 2.4 V$ | | | 40 | | | 40 | μΑ | |
| 1 | Low-level | CLK or ENT | W MAY W TAY | | | -3.2 | | | -3.2 | -,- | 1 |
| IIL | input current | Other inputs | $V_{CC} = MAX, V_1 = \overline{0.4 V}$ | | | -1.6 | | | -1.6 | mA_ | |
| los | Short-circuit out | tput current§ | V _{CC} = MAX | -20 | | _ -57 | -18 | | -57 | mA | |
| ^I CCH | Supply current, | all outputs high | V _{CC} = MAX, See Note 3 | | 59 | 85 | | 59 | 94 | mA | 1 |
| ICCL | Supply current, | all outputs low | V _{CC} = MAX, See Note 4 | | 63 | 91 | | 63 | 101 | mA | 1 |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. I_{CCH} is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.

4. ICCL is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

switching characteristics, VCC = 5 V, TA = 25°C

| PARAMETER¶ | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|-------------------|----------------|----------------------|-----|-----|-----|-------|
| f _{max} | | | | 25 | 32 | | MHz |
| tPLH . | CLK | | | | 23 | 35 | ns |
| [‡] PHL | | RCO | | | 23 | 35 |] ''' |
| ^t PLH | CLK | Any | $C_L = 15 pF$, | | 13 | 20 | ns |
| ^t PHL | (LOAD input high) | Q | $R_L = 400 \Omega$, | | 15 | 23 | "" |
| ^t PLH | CLK | Any | See Figures 1 and 2 | | 17 | 25 | ns |
| tPHL | (LOAD input low) | Q | and Note 5 | | 19 | 29 |] "" |
| [†] PLH | FAIT | RCO | \neg | | 11 | 16 | I |
| ^t PHL | ENT | RCO | | | 11 | 16 | ns |
| ^t PHL | CLR | Any Q | 7 | | 26 | 38 | ns |

[¶]f_{max} = Maximum clock frequency

 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.


[§]Not more than one output should be shorted at a time.


tpLH = propagation delay time, low-to-high-level output

 $t_{\mbox{\footnotesize{PHL}}} = {
m propagation} \ {
m delay} \ {
m time}, \ {
m high-to-low-level} \ {
m output}$

NOTE 5: Propagation delay for clearing is measured from the clear input for the '160 and '161 or from the clock input transition for the '162 and '163.

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 7) | | | | | | | | | | | | 7 | ٧ |
|--|--|------|--|--|--|--|--|-----|----|-----|------|-----|----|
| Input voltage | | | | | | | | | | | | 7 | ٧ |
| Operating free-air temperature range: SN54LS' Circuits | | | | | | | | | | | | | |
| SN74LS' Circuits | | | | | | | | | 0 | °C | to | 70 | ٥С |
| Storage temperature range | | | | | | | | – 6 | 5° | C f | to 1 | 150 | °C |

NOTE 7: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | | | SN54LS | ' | : | SN74LS | ;* | UNIT |
|-----------------|-----------------------------------|------------------------|------|--------|-------------|------|--------|------|------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| loн | High-level output current | | | | -400 | | | -400 | μΑ |
| loL | Low-level output current | | | | 4 | | | 8 | mΑ |
| fclock | Clock frequency | | 0 | | 25 | 0 | | 25 | MHz |
| tw(clock) | Width of clock pulse | | 25 | | | 25 | | | ns |
| tw(clear) | Width of clear pulse | | 20 | | | 20 | | | ns |
| | | Data inputs A, B, C, D | 20 | | | 20 | | | |
| | | ENP or ENT | 20 | | | 20 | | | |
| † | Setup time, (see Figures 1 and 2) | LOAD | 20 | | | 20 | | | |
| t _{su} | betap time, (see Figures Fana 2) | LOAD inactive state | 20 | | | 20 | | | ns |
| | | CLR [†] | 20 | | | _20 | | | |
| | | CLR inactive state | 25 | | | 25 | | | |
| th | Hold time at any input | | 3 | | | 3 | | | ns |
| TA | Operating free-air temperature | | - 55 | | 125 | 0 | | 70 | °C |

[†] This applies only for 'LS162 and 'LS163, which have synchronous clear inputs.



SN54LS160A THRU SN54LS163A, SN74LS160A THRU SN74LS163A SYNCHRONOUS 4-BIT COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | | TEOT 001 | PITIONOT | | SN54LS | , | | SN74LS | <u>'</u> | |
|------|---------------------|------------------------|--|---|-----|--------|----------|-----|--------|-------------------|------|
| | PARA | AMETER | TEST CON | IDITIONS | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | UNIT |
| VIH | High-level input vo | oltage | | | 2 | | | 2 | | | V |
| VIL | Low-level input vo | Itage | | | | | 0.7 | | | 0.8 | V |
| Vik | Input clamp voltag | је | V _{CC} = MIN, | I _I = -18 mA | | | -1.5 | | | -1.5 | V |
| Vон | High-level output | voltage | V _{CC} = MIN, V _{IL} = V _{IL} max, | V _{IH} = 2 V, I _{OH} = -400 μA | 2.5 | 3.4 | | 2.7 | 3.4 | | V |
| Voi | Low-level output v | voltage | V _{CC} = MIN, V _{IH} = 2 V, | I _{OL} = 4 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | V |
| -01 | Lott for output | | VIL = VIL max | 1 _{OL} = 8 mA | | | | | 0.35 | 0.5 | |
| | | Data or ENP | | | | | 0.1 | | | 0.1 | |
| | Input current | LOAD, CLK, or ENT | | V 7.V | | • | 0.2 | | | 0.2 | mA. |
| Ц | at maximum | CLR ('LS160A, 'LS161A) | V _{CC} = MAX, | V = / V | | | 0.1 | | | 0.1 | l ma |
| | input voltage | CLR ('LS162A, 'LS163A) | | | | | 0.2 | | | 0.2 | 1 |
| | | Data or ENP | | | | | 20 | | | 20 | |
| | High-level | LOAD, CLK, or ENT | ., ., | 071/ | | | 40 | | | 40 | 1 |
| 1IH | input current | CLR ('LS160A, 'LS161A) | V _{CC} = MAX, | V ₁ = 2.7 V | | | 20 | | | 20 | μΑ |
| | | CLR ('LS162A, 'LS163A) | | | | | 40 | | | 40 |] |
| | | Data or ENP | | | | | -0.4 | | | -0.4 | |
| | Low-level | LOAD, CLK, or ENT | | | | | -0.8 | | | -0.8 | 1 . |
| ηL | input current | CLR ('LS160A, 'LS161A) | V _{CC} = MAX, | V ₁ = 0.4 V | | | -0.4 | | | -0.4 | mA |
| | | CLR ('LS162A, 'LS163A) | 1 | | | | -0.8 | | | -0.8 | 1 |
| los | Short-circuit outp | ut current§ | V _{CC} = MAX | | -20 | | -100 | -20 | | -1 0 0 | mA |
| Іссн | Supply current, al | l outputs high | V _{CC} = MAX, | See Note 3 | | 18 | 31 | | 18 | 31 | mA |
| ICCL | Supply current, al | l outputs low | V _{CC} = MAX, | See Note 4 | | 19 | 32 | | 19 | 32 | mA |

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. ICCH is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.

4. ICCL is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

switching characteristics, VCC = 5 V, TA = 25°C

| PARAMETER¶ | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|-------------------|----------------|---|-----|-----|-----|-------|
| f _{max} | | | | 25 | 32 | | MHz |
| t _{PLH} | CLK | RCO | | | 20 | 35 | ns |
| ^t PHL | | ACO . | $C_L = 15 \text{pF},$ | | 18 | 35 | ''' |
| [†] PLH | CLK | Any | $C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ | | 13 | 24 | ns |
| tPHL | (LOAD input high) | Q | I . | | 18 | 27 | "" |
| [†] PLH | CLK | Any | See figures | | 13 | 24 | ns |
| tPHL | (LOAD input low) | Q | 1 and 2 and | | 18 | 27 |] "" |
| ^t PLH | | RCO | Note 8 | | 9 | 14 | ns |
| tPHL | ENT | NCO | | | 9 | 14 |] ''' |
| tPHL | CLR | Any Q | 1 | | 20 | 28 | ns |

[¶]f_{max} = Maximum clock frequency

 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


tpLH = propagation delay time, low-to-high-level output.

t_{PHL} = propagation delay time, high-to-low-level output.

NOTE 8: Propagation delay for clearing is measured from the clear input for the 'LS160A and 'LS161A or from the clock transition for the 'LS162A and 'LS163A.

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) . | | | | | | 7 V |
|---------------------------------------|---------------------------------------|-------------|-----------|-------|--------------|---------------------------------|
| Input voltage | | | | | | 5.5 V |
| Interemitter voltage (see Note 2) . | | | | | | |
| Operating free-air temperature range: | SN54S162 | , SN54\$163 | (see Note | 10) . | | 55 °C to 125°C |
| | SN74S162 | , SN74S163 | 3 | | | 0° C to 70° C |
| Storage temperature range | · · · · · · · · · · · · · · · · · · · | | | · · · | <u> </u> | -65°C to 150°C |

recommended operating conditions

| | | SN54S | 162, SN | 54S163 | SN74S | 162, SN | 74S163 | UNIT |
|---|-------------------------|-------|---------|--------|-------|---------|--------|----------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | ONT |
| Supply voltage, V _{CC} | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| High-level output current, IOH | | | | | | | -1 | mA |
| Low-level output current, IOL | | | | 20 | | | 20 | mA |
| Clock frequency, fclock | | 0 | | 40 | 0 | | 40 | MHz |
| Width of clock pulse, tw(clock) (high or low | | 10 | | | 10 | | | ns |
| Width of clear pulse, tw(clear) | | 10 | | | 10 | | | ns |
| | Data inputs, A, B, C, D | 4 | | | 4 | | | |
| | ENP or ENT | 12 | | - | 12 | | |] |
| Control of the Control | LOAD | 14 | | | 14 | | | ns |
| Setup time, t _{su} (see Figure 4) | CLR | 14 | | | 14 | | | |
| | LOAD inactive-state | 12 | | | 12 | | | |
| | CLR inactive-state | 12 | | | 12 | | | |
| Release time, t _{release} (see Figure 4) | ENP or ENT | | | 4 | | _ | 4 | ns |
| | Data inputs A, B, C, D | 3 | | | 3 | | | |
| Hold time, th (see Figure 4) | LOAD | 0 | | | 0 | | | ns |
| | CLR | 0 | | | 0 | | | <u> </u> |
| Operating free-air temperature, TA (see Note | 10) | -55 | | 125 | 0 | | 70 | °C |

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs P and T.

10. An SN54S162 or SN54S163 in the W package operating at free-air temperatures above 91°C requires a heat sink that provides a thermal resistance from case to free-air, R_{θCA}, of not more than 26°C/W.



SN54S162, SN54S163, SN74S162, SN74S163 **SYNCHRONOUS 4-BIT COUNTERS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMET | ER | TEST CON | IDITIONS† | 1 | N54S16 | _ | · - | N74S16 | _ | UNIT |
|-----------------|-----------------------------|----------------------------------|--|---|-----|--------|------------|-----|--------|------------------|------|
| | | | | | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | |
| VIH | High-level input voltage | | | | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | | | | 8.0 | | | 0.8 | V |
| VIF | Input clamp voltage | | V _{CC} = MIN, | I _I = -18 mA | | | -1.2 | | | -1.2 | V |
| V _{OH} | High-level output voltage | | V _{CC} = MIN, V _{IL} = 0.8 V, | V _{IH} = 2 V, I _{OH} = -1 mA | 2.5 | 3.4 | | 2.7 | 3.4 | | V |
| VOL | Low-level output voltage | | V _{CC} = MIN, V _{IL} = 0.8 V, | V _{IH} = 2 V, I _{OL} = 20 mA | | | 0.5 | | | 0.5 | v |
| T _I | Input current at maximum | input voltage | V _{CC} = MAX, | V _I = 5.5 V | | | 1 | | | 1 | mA |
| ηн | High-level input current | CLK and data inputs Other inputs | V _{CC} = MAX, | V _I = 2.7 V | -10 | | 50 -200 | -10 | | 50 200 | μА |
| IIL | Low-level input current | ENT Other inputs | V _{CC} = MAX, | V _I = 0.5 V | -10 | | -4 2 | -10 | | -200 -4 -2 | mA |
| los | Short-circuit output currer | 1 | V _{CC} - MAX | | -40 | | -100 | -40 | | -100 | mA |
| Tcc | Supply current | | V _{CC} = MAX | | | 95 | 160 | | 95 | 160 | mA |


[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{ C}$

| PARAMETER¶ | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|-----------------|----------------|--|-----|-----|-----|------|
| f _{max} | | | $C_L = 15 \text{ pF},$ $R_L = 280 \Omega,$ See Figures 1, 3, and 4 | 40 | 70 | | MHz |
| tPLH | CLK | RCO | | | 14 | 25 | ns |
| tPHL | | | | | 17 | 25 | |
| tPLH | CLK | Any Q | | | 8 | 15 | ns |
| tPHL | | | | | 10 | 15 | |
| tPLH · | ENT | RCO | | | 10 | 15 | ns |
| tPHL | | | | | 10 | 15 | |

[¶]f_{max} = maximum clock frequency

JNIVERS Body Co dy Copy




 $[\]frac{$1$}{100}$ typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $t_{PLH} \equiv$ propagation delay time, low-to-high-level output

tpHL≡propagation delay time, high-to-low-level output

SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS




- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leqslant 1 MHz, duty cycle \leqslant 50%, $Z_{out} \approx$ 50 Ω ; for '160 thru '163, $t_r \leqslant$ 10 ns, $t_f \leqslant$ 10 ns; for 'LS160A thru 'LS163A $t_r \leqslant$ 15 ns, $t_f \leqslant$ 6 ns; and for 'S162, 'S163, $t_r \leqslant$ 2.5 ns, $t_f \leqslant$ 2.5 ns. Vary PRR to measure t_{max} .
 - B. Outputs Ω_D and carry are tested at t_{n+10} for '160, '162, 'LS160A, 'LS162A, and 'S162, and at t_{n+16} for '161, '163, 'LS161A, 'LS163A, and 'S163, where t_n is the bit time when all outputs are low.
 - C. For '160 thru '163, 'S162, and 'S163, $V_{ref} = 1.5 \text{ V}$; for 'LS160A thru 'LS163A, $V_{ref} = 1.3 \text{ V}$.

FIGURE 1-SWITCHING TIMES




SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN74160 THRU SN74163, SN74LS160A, THRU SN74LS163A SYNCHRONOUS 4-BIT COUNTERS



- NOTES: A. The input pulses are supplied by generators having the following characteristics: PRR \leqslant 1 MHz, duty cycle \leqslant 50%, $Z_{out} \approx$ 50 Ω ; for '160 thru '163, $t_r \leqslant$ 10 ns, $t_f \leqslant$ 10 ns; and for 'LS160A thru 'LS163A, $t_r \leqslant$ 15 ns, $t_f \leqslant$ 6 ns,
 - B. Enable P and enable T setup times are measured at t_{n+0}.
 - C. For '160 thru '163, $V_{ref} = 1.5 \text{ V}$; for 'LS160A thru 'LS163A, $V_{ref} = 1.3 \text{ V}$.


FIGURE 2-SWITCHING TIMES





- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 2.5$ ns, $t_f \le 2.5$ ns, PRR ≤ 1 MHz, duty cycle $\le 50\%$, $Z_{\text{Out}} \approx 50~\Omega$.
 - B. tp_{LH} and tp_{HL} from enable T input to carry output assume that the counter is at the maximum count (Q_A and Q_D high for 'S162, all Q outputs high for 'S163).

FIGURE 3-PROPAGATION DELAY TIMES FROM ENABLE T INPUT TO CARRY OUTPUT



NOTE A: The input pulses are supplied by generators having the following characteristics: $t_r \le 2.5$ ns, $t_f \le 2.5$ ns, PRR ≤ 1 MHz, duty cycle $\le 50\%$, $Z_{out} \approx 50$ Ω .

FIGURE 4-PULSE WIDTHS, SETUP TIMES, HOLD TIMES, AND RELEASE TIME


مترسوم

SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

TYPICAL APPLICATION DATA

This application demonstrates how the ripple mode carry circuit (Figure 1) and the carry-look-ahead circuit (Figure 2) can be used to implement a high-speed N-bit counter. The '160, '162, 'LS160A, 'LS162A, or 'S162 will count in BCD and the '161, '163, 'LS161A, 'LS163A, or 'S163 will count in binary. When additional stages are added the f_{MAX} decreases in Figure 1, but remains unchanged in Figure 2.

N-BIT SYNCHRONOUS COUNTERS



 $f_{MAX} = 1/(CLK \text{ to RCO } t_{PLH}) + (ENT \text{ to RCO } t_{PLH}) (N-2) + (ENT t_{SU})$

FIGURE 1

 $f_{MAX} = 1/(CLK \text{ to RCO t}_{PLH}) + (ENP t_{SU})$

FIGURE 2

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated